Special Test Request Form		STR Number 19r1	
P	art 1 – Test Definition Section		
Tes	t Title: AEM/ACD Clock Phase Bit Determination	Test Requ	estor: Rich Baun
Tes	t Purpose and Justification:		
inte	lowing integration of the ACD to the LAT, the correct setting for t rface must be determined in order to insure robust communication he AEM/ACD interface is required to fully characterize the interfa	ns. In additio	
Tes	t Description:		
run the	e test will examine the timing of the data transitions of the ACD re- ning a register test while sweeping the frequency with the ACD clo ACD clocking the data out at the falling edge. Based on where the nputed, and the flight setting for the ACD data clocking can be det	ocking the da e register test	ta out at the rising edge and with
•			
GS	E Configuration:		
EG	SE required to provide an external clock to the LAT in place of the	e 20MHz clo	ck.
LA	T Configuration:		
GA	teen Towers in the Grid, Flight GASU, Flight PDU, and ACD inst SU are powered On and the TEMs, CAL, and TKRs powered Off. cket (or equivalent) needs to be installed to support flight cables.		
Exj	pected Results/Acceptance Criteria:		
	ermine and set the Clock Phase Bit for each GARC Mode Register M/GARC communications.	r such that no	o data transport errors occur in all
Exj	pected Duration: 4 Hrs		
Exj	pected Analysis Duration: 1 Hr		
Tes	t Procedure:		
The	e description below defines the test. I&T can modify the sequence	if necessary f	for test efficiency.
1)	Loop on frequency from 18MHz to 22 MHz in 0.25 MHz increm AcdGarcRegRdWr.py documented in paragraph 4.3 item O) of th GARC Mode Register default Clock Phase Bit configuration (clo state of the register test for each FREE card.	ne ACD CPT	, ACD-PROC-000270. Use the
2)	Repeat step 1 with the GARC Mode Register set to clock on the o	other edge.	
3)	If no errors have been observed, repeat the first two steps with the decreasing by 0.25 MHz increments until the frequency reaches 1		oop starting at 18MHz and
Tes	t Scripts:		

Part 2 – Impact Assessment Section

Procedure development:

Write in the schemas / steps in work order

Script development and checkout:

Use "off-the-shelf" script, but we need new schemas from online

Impact to schedule:

1 shift.

Risk Assessment:

No significant risk.

Required Resources:

- 3 hrs of online time to make the new schemas
- 1-hr Brian Grist to write the work order
- 1 shift of test conductor/operator/QA to execute test
- 2-hrs of John Canfield to update procedures to reflect as-determined clock phase

Other Affected Parties:

None.

Part 3: Signature Approval:							
Required Authorizations	Printed Name	Signature	Date				
Quality	Joe Cullinan	(Signature on file)	12/13/05				
I&T	Ken Fouts	(Signature on file)	12/13/05				
Program Office	Lowell Klaisner or Dick Horn	(Signature on file)	12/14/05				
Systems Engineering	Pat Hascall	(Signature on file)	12/13/05				
Affected S/S managers	N/A						
Instrument Scientist	Steve Ritz or Eduardo do Couto e Silva	(Signature on file)	12-13-05				
IFCT	Larry Wai	(Signature on file)	12-09-05				
DAQ	Gunther Haller	(Signature on file)	12-09-05				
DAQ	Mike Huffer						